package mult

import chisel3.stage.ChiselStage

object Verilog extends App {
  (new ChiselStage).emitVerilog(new BoothMul(8), args)
  (new ChiselStage).emitVerilog(new ShiftAddMul(8), args)
}